Engr433 : Digital Design

Registers and Counters


Curtis Nelson


Overview


- In this presentation we cover:
 - Registers, which store multiple bits;
 - Shift registers, which shift the contents of registers;
 - Counters of various types.

Review - Sequential Circuits

- *Combinational* outputs depends only on the inputs;
- **Sequential** output depends on input and past behavior:
 - Requires use of storage elements;
 - Content of the storage elements is called *state*;
 - Circuit goes through a sequence of states as a result of changes in inputs.
- *Synchronous* Controlled by a clock;
- *Asynchronous* No central clock.









Shift Registers

• A *shift register* is an n-bit register with a provision for shifting stored data by one bit position at each tick of the clock.





74x194 4-bit Universal Shift Register

	Inp	uts	Next state					
Function	S1	S0	QA*	QB*	QC*	QD*		
Hold	0	0	QA	QB	QC	QD		
Shift right	0	1	RIN	QA	QB	QC		
Shift left	1	0	QB	QC	QD	LIN		
Load	1	1	Α	В	С	D		

Table 8-24 Function table for the 74×194 4-bit universal shift register.

74x194 4-bit Universal Shift Register






Figure 8-41


 $Logic\ diagram\ for\ the\ 74\times194\ 4-bit\ universal\ shift\ register,\ including\ pin\ numbers\ for\ a\ standard\ 16-pin\ dual\ in-line\ package.$





Counters

- *Counter* generally used for any clocked sequential circuit whose state diagram contains a single cycle;
- *Modulus* the number of states in the cycle;
- A counter with m states is called a *modulus-m* counter or a *divide-by-m* counter;
- Ripple counters (rare due to delays);
- Synchronous counters (common):
 - Connects all of its flip-flop clock inputs to the same common
 CLK signal so that all flip-flop outputs change at the same time.



Synchronous 4-bit Binary Counter – 74x163






Figure 8-27
Traditional logic symbol for the 74×163.

Inputs			Current State				Next State				
CLR_L	LD_L	ENT	ENP	QD	QС	QВ	QA	QD*	QC*	QB∗	QA≠
0	х	х	х	х	х	х	х	0	0	0	0
1	0	x	x	X	X	X	X	D	С	В	Α
1	1	0	x	x	X	X	x	QD	QC	QB	QA
1	1	x	0	x	x	X	x	QD	QC	QB	QA
1	1	1	1	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	1	0	0	1	0
1	1	1	1	0	0	1	0	0	0	1	1
1	1	1	1	0	0	1	1	0	1	0	0
1	1	1	1	0	1	0	0	0	1	0	1
1	1	1	1	0	1	0	1	0	1	1	0
1	1	1	1	0	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1	1	0	0	0
1	1	1	1	1	0	0	0	1	0	0	1
1	1	1	1	1	0	0	1	1	0	1	0
1	1	1	1	1	0	1	0	1	0	1	1
1	1	1	1	1	0	1	1	1	1	0	0
1	1	1	1	1	1	0	0	1	1	0	1
1	1	1	1	1	1	0	1	1	1	1	0
1	1	1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1	0	0	0	0

Table 8-13
State table for a 74×163 4-bit binary counter.





Synchronous 4-bit Binary Counter – 74x169









Figure 8-32 Logic symbol for the 74×169 up/down counter.























Summary

- In this presentation we covered:
 - Registers, which store multiple bits;
 - Shift registers, which shifts the contents of registers;
 - Counters of various types.